52 lines
1.4 KiB
YAML
52 lines
1.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/timer/via,vt8500-timer.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: VIA/Wondermedia VT8500 Timer
|
|
|
|
description:
|
|
This is the timer block that is a standalone part of the system power
|
|
management controller on VIA/WonderMedia SoCs (VIA VT8500 and alike).
|
|
The hardware has a single 32-bit counter running at 3 MHz and four match
|
|
registers, each of which is associated with a dedicated match interrupt,
|
|
and the first of which can also serve as the system watchdog (if the
|
|
watchdog function is enabled, it will reset the system upon match instead
|
|
of triggering its respective interrupt)
|
|
|
|
maintainers:
|
|
- Alexey Charkov <alchark@gmail.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: via,vt8500-timer
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
minItems: 1
|
|
items:
|
|
- description: Channel 0 match. Note that if the watchdog function
|
|
is enabled, this interrupt will not fire and the system will
|
|
reboot instead once the counter reaches match register 0 value
|
|
- description: Channel 1 match
|
|
- description: Channel 2 match
|
|
- description: Channel 3 match
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
timer@d8130100 {
|
|
compatible = "via,vt8500-timer";
|
|
reg = <0xd8130100 0x28>;
|
|
interrupts = <36>;
|
|
};
|