63 lines
3.7 KiB
JSON
63 lines
3.7 KiB
JSON
[
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_REFILL",
|
|
"PublicDescription": "Counts cache line refills in the level 1 instruction cache caused by a missed instruction fetch. Instruction fetches may include accessing multiple instructions, but the single cache line allocation is counted once."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE",
|
|
"PublicDescription": "Counts instruction fetches which access the level 1 instruction cache. Instruction cache accesses caused by cache maintenance operations are not counted."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_LMISS",
|
|
"PublicDescription": "Counts cache line refills into the level 1 instruction cache, that incurred additional latency."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_RD",
|
|
"PublicDescription": "Counts demand instruction fetches which access the level 1 instruction cache."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_PRFM",
|
|
"PublicDescription": "Counts instruction fetches generated by software preload or prefetch instructions which access the level 1 instruction cache."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_HWPRF",
|
|
"PublicDescription": "Counts instruction fetches which access the level 1 instruction cache generated by the hardware prefetcher."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_REFILL_PRFM",
|
|
"PublicDescription": "Counts cache line refills in the level 1 instruction cache caused by a missed instruction fetch generated by software preload or prefetch instructions. Instruction fetches may include accessing multiple instructions, but the single cache line allocation is counted once."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_HIT_RD",
|
|
"PublicDescription": "Counts demand instruction fetches that access the level 1 instruction cache and hit in the L1 instruction cache."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_HIT_RD_FPRFM",
|
|
"PublicDescription": "Counts demand instruction fetches that access the level 1 instruction cache that hit in the L1 instruction cache and the line was requested by a software prefetch."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_HIT_RD_FHWPRF",
|
|
"PublicDescription": "Counts demand instruction fetches generated by hardware prefetch that access the level 1 instruction cache and hit in the L1 instruction cache."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_HIT",
|
|
"PublicDescription": "Counts instruction fetches that access the level 1 instruction cache and hit in the level 1 instruction cache. Instruction cache accesses caused by cache maintenance operations are not counted."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_CACHE_HIT_PRFM",
|
|
"PublicDescription": "Counts instruction fetches generated by software preload or prefetch instructions that access the level 1 instruction cache and hit in the level 1 instruction cache."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_LFB_HIT_RD",
|
|
"PublicDescription": "Counts demand instruction fetches that access the level 1 instruction cache and hit in a line that is in the process of being loaded into the level 1 instruction cache."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_LFB_HIT_RD_FPRFM",
|
|
"PublicDescription": "Counts demand instruction fetches generated by software prefetch instructions that access the level 1 instruction cache and hit in a line that is in the process of being loaded into the level 1 instruction cache."
|
|
},
|
|
{
|
|
"ArchStdEvent": "L1I_LFB_HIT_RD_FHWPRF",
|
|
"PublicDescription": "Counts demand instruction fetches generated by hardware prefetch that access the level 1 instruction cache and hit in a line that is in the process of being loaded into the level 1 instruction cache."
|
|
}
|
|
]
|