2017-01-22 06:06:32 +08:00
/**
* \ file
*
* \ brief Component description for USB
*
2022-03-07 04:42:32 +08:00
* Copyright ( c ) 2018 Microchip Technology Inc .
2017-01-22 06:06:32 +08:00
*
* \ asf_license_start
*
* \ page License
*
2022-03-07 04:42:32 +08:00
* SPDX - License - Identifier : Apache - 2.0
2017-01-22 06:06:32 +08:00
*
2022-03-07 04:42:32 +08:00
* Licensed under the Apache License , Version 2.0 ( the " License " ) ; you may
* not use this file except in compliance with the License .
* You may obtain a copy of the Licence at
*
* http : //www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing , software
* distributed under the License is distributed on an AS IS BASIS , WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND , either express or implied .
* See the License for the specific language governing permissions and
* limitations under the License .
2017-01-22 06:06:32 +08:00
*
* \ asf_license_stop
*
*/
# ifndef _SAMD11_USB_COMPONENT_
# define _SAMD11_USB_COMPONENT_
/* ========================================================================== */
/** SOFTWARE API DEFINITION FOR USB */
/* ========================================================================== */
/** \addtogroup SAMD11_USB Universal Serial Bus */
/*@{*/
# define USB_U2222
# define REV_USB 0x102
/* -------- USB_CTRLA : (USB Offset: 0x000) (R/W 8) Control A -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t SWRST : 1 ; /*!< bit: 0 Software Reset */
uint8_t ENABLE : 1 ; /*!< bit: 1 Enable */
uint8_t RUNSTDBY : 1 ; /*!< bit: 2 Run in Standby Mode */
uint8_t : 4 ; /*!< bit: 3.. 6 Reserved */
uint8_t MODE : 1 ; /*!< bit: 7 Operating Mode */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_CTRLA_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_CTRLA_OFFSET 0x000 /**< \brief (USB_CTRLA offset) Control A */
2022-03-07 04:42:32 +08:00
# define USB_CTRLA_RESETVALUE _U_(0x00) /**< \brief (USB_CTRLA reset_value) Control A */
2017-01-22 06:06:32 +08:00
# define USB_CTRLA_SWRST_Pos 0 /**< \brief (USB_CTRLA) Software Reset */
2022-03-07 04:42:32 +08:00
# define USB_CTRLA_SWRST (_U_(0x1) << USB_CTRLA_SWRST_Pos)
2017-01-22 06:06:32 +08:00
# define USB_CTRLA_ENABLE_Pos 1 /**< \brief (USB_CTRLA) Enable */
2022-03-07 04:42:32 +08:00
# define USB_CTRLA_ENABLE (_U_(0x1) << USB_CTRLA_ENABLE_Pos)
2017-01-22 06:06:32 +08:00
# define USB_CTRLA_RUNSTDBY_Pos 2 /**< \brief (USB_CTRLA) Run in Standby Mode */
2022-03-07 04:42:32 +08:00
# define USB_CTRLA_RUNSTDBY (_U_(0x1) << USB_CTRLA_RUNSTDBY_Pos)
2017-01-22 06:06:32 +08:00
# define USB_CTRLA_MODE_Pos 7 /**< \brief (USB_CTRLA) Operating Mode */
2022-03-07 04:42:32 +08:00
# define USB_CTRLA_MODE (_U_(0x1) << USB_CTRLA_MODE_Pos)
# define USB_CTRLA_MODE_DEVICE_Val _U_(0x0) /**< \brief (USB_CTRLA) Device Mode */
2017-01-22 06:06:32 +08:00
# define USB_CTRLA_MODE_DEVICE (USB_CTRLA_MODE_DEVICE_Val << USB_CTRLA_MODE_Pos)
2022-03-07 04:42:32 +08:00
# define USB_CTRLA_MASK _U_(0x87) /**< \brief (USB_CTRLA) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_SYNCBUSY : (USB Offset: 0x002) (R/ 8) Synchronization Busy -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t SWRST : 1 ; /*!< bit: 0 Software Reset Synchronization Busy */
uint8_t ENABLE : 1 ; /*!< bit: 1 Enable Synchronization Busy */
uint8_t : 6 ; /*!< bit: 2.. 7 Reserved */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_SYNCBUSY_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_SYNCBUSY_OFFSET 0x002 /**< \brief (USB_SYNCBUSY offset) Synchronization Busy */
2022-03-07 04:42:32 +08:00
# define USB_SYNCBUSY_RESETVALUE _U_(0x00) /**< \brief (USB_SYNCBUSY reset_value) Synchronization Busy */
2017-01-22 06:06:32 +08:00
# define USB_SYNCBUSY_SWRST_Pos 0 /**< \brief (USB_SYNCBUSY) Software Reset Synchronization Busy */
2022-03-07 04:42:32 +08:00
# define USB_SYNCBUSY_SWRST (_U_(0x1) << USB_SYNCBUSY_SWRST_Pos)
2017-01-22 06:06:32 +08:00
# define USB_SYNCBUSY_ENABLE_Pos 1 /**< \brief (USB_SYNCBUSY) Enable Synchronization Busy */
2022-03-07 04:42:32 +08:00
# define USB_SYNCBUSY_ENABLE (_U_(0x1) << USB_SYNCBUSY_ENABLE_Pos)
# define USB_SYNCBUSY_MASK _U_(0x03) /**< \brief (USB_SYNCBUSY) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_QOSCTRL : (USB Offset: 0x003) (R/W 8) USB Quality Of Service -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t CQOS : 2 ; /*!< bit: 0.. 1 Configuration Quality of Service */
uint8_t DQOS : 2 ; /*!< bit: 2.. 3 Data Quality of Service */
uint8_t : 4 ; /*!< bit: 4.. 7 Reserved */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_QOSCTRL_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_QOSCTRL_OFFSET 0x003 /**< \brief (USB_QOSCTRL offset) USB Quality Of Service */
2022-03-07 04:42:32 +08:00
# define USB_QOSCTRL_RESETVALUE _U_(0x05) /**< \brief (USB_QOSCTRL reset_value) USB Quality Of Service */
2017-01-22 06:06:32 +08:00
# define USB_QOSCTRL_CQOS_Pos 0 /**< \brief (USB_QOSCTRL) Configuration Quality of Service */
2022-03-07 04:42:32 +08:00
# define USB_QOSCTRL_CQOS_Msk (_U_(0x3) << USB_QOSCTRL_CQOS_Pos)
2017-01-22 06:06:32 +08:00
# define USB_QOSCTRL_CQOS(value) (USB_QOSCTRL_CQOS_Msk & ((value) << USB_QOSCTRL_CQOS_Pos))
# define USB_QOSCTRL_DQOS_Pos 2 /**< \brief (USB_QOSCTRL) Data Quality of Service */
2022-03-07 04:42:32 +08:00
# define USB_QOSCTRL_DQOS_Msk (_U_(0x3) << USB_QOSCTRL_DQOS_Pos)
2017-01-22 06:06:32 +08:00
# define USB_QOSCTRL_DQOS(value) (USB_QOSCTRL_DQOS_Msk & ((value) << USB_QOSCTRL_DQOS_Pos))
2022-03-07 04:42:32 +08:00
# define USB_QOSCTRL_MASK _U_(0x0F) /**< \brief (USB_QOSCTRL) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_CTRLB : (USB Offset: 0x008) (R/W 16) DEVICE DEVICE Control B -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint16_t DETACH : 1 ; /*!< bit: 0 Detach */
uint16_t UPRSM : 1 ; /*!< bit: 1 Upstream Resume */
uint16_t SPDCONF : 2 ; /*!< bit: 2.. 3 Speed Configuration */
uint16_t NREPLY : 1 ; /*!< bit: 4 No Reply */
uint16_t TSTJ : 1 ; /*!< bit: 5 Test mode J */
uint16_t TSTK : 1 ; /*!< bit: 6 Test mode K */
uint16_t TSTPCKT : 1 ; /*!< bit: 7 Test packet mode */
uint16_t OPMODE2 : 1 ; /*!< bit: 8 Specific Operational Mode */
uint16_t GNAK : 1 ; /*!< bit: 9 Global NAK */
uint16_t LPMHDSK : 2 ; /*!< bit: 10..11 Link Power Management Handshake */
uint16_t : 4 ; /*!< bit: 12..15 Reserved */
} bit ; /*!< Structure used for bit access */
uint16_t reg ; /*!< Type used for register access */
} USB_DEVICE_CTRLB_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_CTRLB_OFFSET 0x008 /**< \brief (USB_DEVICE_CTRLB offset) DEVICE Control B */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_RESETVALUE _U_(0x0001) /**< \brief (USB_DEVICE_CTRLB reset_value) DEVICE Control B */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_DETACH_Pos 0 /**< \brief (USB_DEVICE_CTRLB) Detach */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_DETACH (_U_(0x1) << USB_DEVICE_CTRLB_DETACH_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_UPRSM_Pos 1 /**< \brief (USB_DEVICE_CTRLB) Upstream Resume */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_UPRSM (_U_(0x1) << USB_DEVICE_CTRLB_UPRSM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_SPDCONF_Pos 2 /**< \brief (USB_DEVICE_CTRLB) Speed Configuration */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_SPDCONF_Msk (_U_(0x3) << USB_DEVICE_CTRLB_SPDCONF_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_SPDCONF(value) (USB_DEVICE_CTRLB_SPDCONF_Msk & ((value) << USB_DEVICE_CTRLB_SPDCONF_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_SPDCONF_FS_Val _U_(0x0) /**< \brief (USB_DEVICE_CTRLB) FS : Full Speed */
# define USB_DEVICE_CTRLB_SPDCONF_LS_Val _U_(0x1) /**< \brief (USB_DEVICE_CTRLB) LS : Low Speed */
# define USB_DEVICE_CTRLB_SPDCONF_HS_Val _U_(0x2) /**< \brief (USB_DEVICE_CTRLB) HS : High Speed capable */
# define USB_DEVICE_CTRLB_SPDCONF_HSTM_Val _U_(0x3) /**< \brief (USB_DEVICE_CTRLB) HSTM: High Speed Test Mode (force high-speed mode for test mode) */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_SPDCONF_FS (USB_DEVICE_CTRLB_SPDCONF_FS_Val << USB_DEVICE_CTRLB_SPDCONF_Pos)
# define USB_DEVICE_CTRLB_SPDCONF_LS (USB_DEVICE_CTRLB_SPDCONF_LS_Val << USB_DEVICE_CTRLB_SPDCONF_Pos)
# define USB_DEVICE_CTRLB_SPDCONF_HS (USB_DEVICE_CTRLB_SPDCONF_HS_Val << USB_DEVICE_CTRLB_SPDCONF_Pos)
# define USB_DEVICE_CTRLB_SPDCONF_HSTM (USB_DEVICE_CTRLB_SPDCONF_HSTM_Val << USB_DEVICE_CTRLB_SPDCONF_Pos)
# define USB_DEVICE_CTRLB_NREPLY_Pos 4 /**< \brief (USB_DEVICE_CTRLB) No Reply */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_NREPLY (_U_(0x1) << USB_DEVICE_CTRLB_NREPLY_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_TSTJ_Pos 5 /**< \brief (USB_DEVICE_CTRLB) Test mode J */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_TSTJ (_U_(0x1) << USB_DEVICE_CTRLB_TSTJ_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_TSTK_Pos 6 /**< \brief (USB_DEVICE_CTRLB) Test mode K */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_TSTK (_U_(0x1) << USB_DEVICE_CTRLB_TSTK_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_TSTPCKT_Pos 7 /**< \brief (USB_DEVICE_CTRLB) Test packet mode */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_TSTPCKT (_U_(0x1) << USB_DEVICE_CTRLB_TSTPCKT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_OPMODE2_Pos 8 /**< \brief (USB_DEVICE_CTRLB) Specific Operational Mode */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_OPMODE2 (_U_(0x1) << USB_DEVICE_CTRLB_OPMODE2_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_GNAK_Pos 9 /**< \brief (USB_DEVICE_CTRLB) Global NAK */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_GNAK (_U_(0x1) << USB_DEVICE_CTRLB_GNAK_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_LPMHDSK_Pos 10 /**< \brief (USB_DEVICE_CTRLB) Link Power Management Handshake */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_LPMHDSK_Msk (_U_(0x3) << USB_DEVICE_CTRLB_LPMHDSK_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_LPMHDSK(value) (USB_DEVICE_CTRLB_LPMHDSK_Msk & ((value) << USB_DEVICE_CTRLB_LPMHDSK_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_LPMHDSK_NO_Val _U_(0x0) /**< \brief (USB_DEVICE_CTRLB) No handshake. LPM is not supported */
# define USB_DEVICE_CTRLB_LPMHDSK_ACK_Val _U_(0x1) /**< \brief (USB_DEVICE_CTRLB) ACK */
# define USB_DEVICE_CTRLB_LPMHDSK_NYET_Val _U_(0x2) /**< \brief (USB_DEVICE_CTRLB) NYET */
# define USB_DEVICE_CTRLB_LPMHDSK_STALL_Val _U_(0x3) /**< \brief (USB_DEVICE_CTRLB) STALL */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_CTRLB_LPMHDSK_NO (USB_DEVICE_CTRLB_LPMHDSK_NO_Val << USB_DEVICE_CTRLB_LPMHDSK_Pos)
# define USB_DEVICE_CTRLB_LPMHDSK_ACK (USB_DEVICE_CTRLB_LPMHDSK_ACK_Val << USB_DEVICE_CTRLB_LPMHDSK_Pos)
# define USB_DEVICE_CTRLB_LPMHDSK_NYET (USB_DEVICE_CTRLB_LPMHDSK_NYET_Val << USB_DEVICE_CTRLB_LPMHDSK_Pos)
# define USB_DEVICE_CTRLB_LPMHDSK_STALL (USB_DEVICE_CTRLB_LPMHDSK_STALL_Val << USB_DEVICE_CTRLB_LPMHDSK_Pos)
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_CTRLB_MASK _U_(0x0FFF) /**< \brief (USB_DEVICE_CTRLB) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_DADD : (USB Offset: 0x00A) (R/W 8) DEVICE DEVICE Device Address -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t DADD : 7 ; /*!< bit: 0.. 6 Device Address */
uint8_t ADDEN : 1 ; /*!< bit: 7 Device Address Enable */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_DADD_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_DADD_OFFSET 0x00A /**< \brief (USB_DEVICE_DADD offset) DEVICE Device Address */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_DADD_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_DADD reset_value) DEVICE Device Address */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_DADD_DADD_Pos 0 /**< \brief (USB_DEVICE_DADD) Device Address */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_DADD_DADD_Msk (_U_(0x7F) << USB_DEVICE_DADD_DADD_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_DADD_DADD(value) (USB_DEVICE_DADD_DADD_Msk & ((value) << USB_DEVICE_DADD_DADD_Pos))
# define USB_DEVICE_DADD_ADDEN_Pos 7 /**< \brief (USB_DEVICE_DADD) Device Address Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_DADD_ADDEN (_U_(0x1) << USB_DEVICE_DADD_ADDEN_Pos)
# define USB_DEVICE_DADD_MASK _U_(0xFF) /**< \brief (USB_DEVICE_DADD) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_STATUS : (USB Offset: 0x00C) (R/ 8) DEVICE DEVICE Status -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t : 2 ; /*!< bit: 0.. 1 Reserved */
uint8_t SPEED : 2 ; /*!< bit: 2.. 3 Speed Status */
uint8_t : 2 ; /*!< bit: 4.. 5 Reserved */
uint8_t LINESTATE : 2 ; /*!< bit: 6.. 7 USB Line State Status */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_STATUS_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_STATUS_OFFSET 0x00C /**< \brief (USB_DEVICE_STATUS offset) DEVICE Status */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_RESETVALUE _U_(0x40) /**< \brief (USB_DEVICE_STATUS reset_value) DEVICE Status */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_STATUS_SPEED_Pos 2 /**< \brief (USB_DEVICE_STATUS) Speed Status */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_SPEED_Msk (_U_(0x3) << USB_DEVICE_STATUS_SPEED_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_STATUS_SPEED(value) (USB_DEVICE_STATUS_SPEED_Msk & ((value) << USB_DEVICE_STATUS_SPEED_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_SPEED_FS_Val _U_(0x0) /**< \brief (USB_DEVICE_STATUS) Full-speed mode */
# define USB_DEVICE_STATUS_SPEED_HS_Val _U_(0x1) /**< \brief (USB_DEVICE_STATUS) High-speed mode */
# define USB_DEVICE_STATUS_SPEED_LS_Val _U_(0x2) /**< \brief (USB_DEVICE_STATUS) Low-speed mode */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_STATUS_SPEED_FS (USB_DEVICE_STATUS_SPEED_FS_Val << USB_DEVICE_STATUS_SPEED_Pos)
# define USB_DEVICE_STATUS_SPEED_HS (USB_DEVICE_STATUS_SPEED_HS_Val << USB_DEVICE_STATUS_SPEED_Pos)
# define USB_DEVICE_STATUS_SPEED_LS (USB_DEVICE_STATUS_SPEED_LS_Val << USB_DEVICE_STATUS_SPEED_Pos)
# define USB_DEVICE_STATUS_LINESTATE_Pos 6 /**< \brief (USB_DEVICE_STATUS) USB Line State Status */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_LINESTATE_Msk (_U_(0x3) << USB_DEVICE_STATUS_LINESTATE_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_STATUS_LINESTATE(value) (USB_DEVICE_STATUS_LINESTATE_Msk & ((value) << USB_DEVICE_STATUS_LINESTATE_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_LINESTATE_0_Val _U_(0x0) /**< \brief (USB_DEVICE_STATUS) SE0/RESET */
# define USB_DEVICE_STATUS_LINESTATE_1_Val _U_(0x1) /**< \brief (USB_DEVICE_STATUS) FS-J or LS-K State */
# define USB_DEVICE_STATUS_LINESTATE_2_Val _U_(0x2) /**< \brief (USB_DEVICE_STATUS) FS-K or LS-J State */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_STATUS_LINESTATE_0 (USB_DEVICE_STATUS_LINESTATE_0_Val << USB_DEVICE_STATUS_LINESTATE_Pos)
# define USB_DEVICE_STATUS_LINESTATE_1 (USB_DEVICE_STATUS_LINESTATE_1_Val << USB_DEVICE_STATUS_LINESTATE_Pos)
# define USB_DEVICE_STATUS_LINESTATE_2 (USB_DEVICE_STATUS_LINESTATE_2_Val << USB_DEVICE_STATUS_LINESTATE_Pos)
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_MASK _U_(0xCC) /**< \brief (USB_DEVICE_STATUS) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_FSMSTATUS : (USB Offset: 0x00D) (R/ 8) Finite State Machine Status -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t FSMSTATE : 6 ; /*!< bit: 0.. 5 Fine State Machine Status */
uint8_t : 2 ; /*!< bit: 6.. 7 Reserved */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_FSMSTATUS_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_FSMSTATUS_OFFSET 0x00D /**< \brief (USB_FSMSTATUS offset) Finite State Machine Status */
2022-03-07 04:42:32 +08:00
# define USB_FSMSTATUS_RESETVALUE _U_(0x01) /**< \brief (USB_FSMSTATUS reset_value) Finite State Machine Status */
2017-01-22 06:06:32 +08:00
# define USB_FSMSTATUS_FSMSTATE_Pos 0 /**< \brief (USB_FSMSTATUS) Fine State Machine Status */
2022-03-07 04:42:32 +08:00
# define USB_FSMSTATUS_FSMSTATE_Msk (_U_(0x3F) << USB_FSMSTATUS_FSMSTATE_Pos)
2017-01-22 06:06:32 +08:00
# define USB_FSMSTATUS_FSMSTATE(value) (USB_FSMSTATUS_FSMSTATE_Msk & ((value) << USB_FSMSTATUS_FSMSTATE_Pos))
2022-03-07 04:42:32 +08:00
# define USB_FSMSTATUS_FSMSTATE_OFF_Val _U_(0x1) /**< \brief (USB_FSMSTATUS) OFF (L3). It corresponds to the powered-off, disconnected, and disabled state */
# define USB_FSMSTATUS_FSMSTATE_ON_Val _U_(0x2) /**< \brief (USB_FSMSTATUS) ON (L0). It corresponds to the Idle and Active states */
# define USB_FSMSTATUS_FSMSTATE_SUSPEND_Val _U_(0x4) /**< \brief (USB_FSMSTATUS) SUSPEND (L2) */
# define USB_FSMSTATUS_FSMSTATE_SLEEP_Val _U_(0x8) /**< \brief (USB_FSMSTATUS) SLEEP (L1) */
# define USB_FSMSTATUS_FSMSTATE_DNRESUME_Val _U_(0x10) /**< \brief (USB_FSMSTATUS) DNRESUME. Down Stream Resume. */
# define USB_FSMSTATUS_FSMSTATE_UPRESUME_Val _U_(0x20) /**< \brief (USB_FSMSTATUS) UPRESUME. Up Stream Resume. */
# define USB_FSMSTATUS_FSMSTATE_RESET_Val _U_(0x40) /**< \brief (USB_FSMSTATUS) RESET. USB lines Reset. */
2017-01-22 06:06:32 +08:00
# define USB_FSMSTATUS_FSMSTATE_OFF (USB_FSMSTATUS_FSMSTATE_OFF_Val << USB_FSMSTATUS_FSMSTATE_Pos)
# define USB_FSMSTATUS_FSMSTATE_ON (USB_FSMSTATUS_FSMSTATE_ON_Val << USB_FSMSTATUS_FSMSTATE_Pos)
# define USB_FSMSTATUS_FSMSTATE_SUSPEND (USB_FSMSTATUS_FSMSTATE_SUSPEND_Val << USB_FSMSTATUS_FSMSTATE_Pos)
# define USB_FSMSTATUS_FSMSTATE_SLEEP (USB_FSMSTATUS_FSMSTATE_SLEEP_Val << USB_FSMSTATUS_FSMSTATE_Pos)
# define USB_FSMSTATUS_FSMSTATE_DNRESUME (USB_FSMSTATUS_FSMSTATE_DNRESUME_Val << USB_FSMSTATUS_FSMSTATE_Pos)
# define USB_FSMSTATUS_FSMSTATE_UPRESUME (USB_FSMSTATUS_FSMSTATE_UPRESUME_Val << USB_FSMSTATUS_FSMSTATE_Pos)
# define USB_FSMSTATUS_FSMSTATE_RESET (USB_FSMSTATUS_FSMSTATE_RESET_Val << USB_FSMSTATUS_FSMSTATE_Pos)
2022-03-07 04:42:32 +08:00
# define USB_FSMSTATUS_MASK _U_(0x3F) /**< \brief (USB_FSMSTATUS) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_FNUM : (USB Offset: 0x010) (R/ 16) DEVICE DEVICE Device Frame Number -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint16_t MFNUM : 3 ; /*!< bit: 0.. 2 Micro Frame Number */
uint16_t FNUM : 11 ; /*!< bit: 3..13 Frame Number */
uint16_t : 1 ; /*!< bit: 14 Reserved */
uint16_t FNCERR : 1 ; /*!< bit: 15 Frame Number CRC Error */
} bit ; /*!< Structure used for bit access */
uint16_t reg ; /*!< Type used for register access */
} USB_DEVICE_FNUM_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_FNUM_OFFSET 0x010 /**< \brief (USB_DEVICE_FNUM offset) DEVICE Device Frame Number */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_FNUM_RESETVALUE _U_(0x0000) /**< \brief (USB_DEVICE_FNUM reset_value) DEVICE Device Frame Number */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_FNUM_MFNUM_Pos 0 /**< \brief (USB_DEVICE_FNUM) Micro Frame Number */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_FNUM_MFNUM_Msk (_U_(0x7) << USB_DEVICE_FNUM_MFNUM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_FNUM_MFNUM(value) (USB_DEVICE_FNUM_MFNUM_Msk & ((value) << USB_DEVICE_FNUM_MFNUM_Pos))
# define USB_DEVICE_FNUM_FNUM_Pos 3 /**< \brief (USB_DEVICE_FNUM) Frame Number */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_FNUM_FNUM_Msk (_U_(0x7FF) << USB_DEVICE_FNUM_FNUM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_FNUM_FNUM(value) (USB_DEVICE_FNUM_FNUM_Msk & ((value) << USB_DEVICE_FNUM_FNUM_Pos))
# define USB_DEVICE_FNUM_FNCERR_Pos 15 /**< \brief (USB_DEVICE_FNUM) Frame Number CRC Error */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_FNUM_FNCERR (_U_(0x1) << USB_DEVICE_FNUM_FNCERR_Pos)
# define USB_DEVICE_FNUM_MASK _U_(0xBFFF) /**< \brief (USB_DEVICE_FNUM) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_INTENCLR : (USB Offset: 0x014) (R/W 16) DEVICE DEVICE Device Interrupt Enable Clear -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint16_t SUSPEND : 1 ; /*!< bit: 0 Suspend Interrupt Enable */
uint16_t MSOF : 1 ; /*!< bit: 1 Micro Start of Frame Interrupt Enable in High Speed Mode */
uint16_t SOF : 1 ; /*!< bit: 2 Start Of Frame Interrupt Enable */
uint16_t EORST : 1 ; /*!< bit: 3 End of Reset Interrupt Enable */
uint16_t WAKEUP : 1 ; /*!< bit: 4 Wake Up Interrupt Enable */
uint16_t EORSM : 1 ; /*!< bit: 5 End Of Resume Interrupt Enable */
uint16_t UPRSM : 1 ; /*!< bit: 6 Upstream Resume Interrupt Enable */
uint16_t RAMACER : 1 ; /*!< bit: 7 Ram Access Interrupt Enable */
uint16_t LPMNYET : 1 ; /*!< bit: 8 Link Power Management Not Yet Interrupt Enable */
uint16_t LPMSUSP : 1 ; /*!< bit: 9 Link Power Management Suspend Interrupt Enable */
uint16_t : 6 ; /*!< bit: 10..15 Reserved */
} bit ; /*!< Structure used for bit access */
uint16_t reg ; /*!< Type used for register access */
} USB_DEVICE_INTENCLR_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_INTENCLR_OFFSET 0x014 /**< \brief (USB_DEVICE_INTENCLR offset) DEVICE Device Interrupt Enable Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_RESETVALUE _U_(0x0000) /**< \brief (USB_DEVICE_INTENCLR reset_value) DEVICE Device Interrupt Enable Clear */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_SUSPEND_Pos 0 /**< \brief (USB_DEVICE_INTENCLR) Suspend Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_SUSPEND (_U_(0x1) << USB_DEVICE_INTENCLR_SUSPEND_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_MSOF_Pos 1 /**< \brief (USB_DEVICE_INTENCLR) Micro Start of Frame Interrupt Enable in High Speed Mode */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_MSOF (_U_(0x1) << USB_DEVICE_INTENCLR_MSOF_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_SOF_Pos 2 /**< \brief (USB_DEVICE_INTENCLR) Start Of Frame Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_SOF (_U_(0x1) << USB_DEVICE_INTENCLR_SOF_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_EORST_Pos 3 /**< \brief (USB_DEVICE_INTENCLR) End of Reset Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_EORST (_U_(0x1) << USB_DEVICE_INTENCLR_EORST_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_WAKEUP_Pos 4 /**< \brief (USB_DEVICE_INTENCLR) Wake Up Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_WAKEUP (_U_(0x1) << USB_DEVICE_INTENCLR_WAKEUP_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_EORSM_Pos 5 /**< \brief (USB_DEVICE_INTENCLR) End Of Resume Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_EORSM (_U_(0x1) << USB_DEVICE_INTENCLR_EORSM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_UPRSM_Pos 6 /**< \brief (USB_DEVICE_INTENCLR) Upstream Resume Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_UPRSM (_U_(0x1) << USB_DEVICE_INTENCLR_UPRSM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_RAMACER_Pos 7 /**< \brief (USB_DEVICE_INTENCLR) Ram Access Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_RAMACER (_U_(0x1) << USB_DEVICE_INTENCLR_RAMACER_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_LPMNYET_Pos 8 /**< \brief (USB_DEVICE_INTENCLR) Link Power Management Not Yet Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_LPMNYET (_U_(0x1) << USB_DEVICE_INTENCLR_LPMNYET_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENCLR_LPMSUSP_Pos 9 /**< \brief (USB_DEVICE_INTENCLR) Link Power Management Suspend Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENCLR_LPMSUSP (_U_(0x1) << USB_DEVICE_INTENCLR_LPMSUSP_Pos)
# define USB_DEVICE_INTENCLR_MASK _U_(0x03FF) /**< \brief (USB_DEVICE_INTENCLR) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_INTENSET : (USB Offset: 0x018) (R/W 16) DEVICE DEVICE Device Interrupt Enable Set -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint16_t SUSPEND : 1 ; /*!< bit: 0 Suspend Interrupt Enable */
uint16_t MSOF : 1 ; /*!< bit: 1 Micro Start of Frame Interrupt Enable in High Speed Mode */
uint16_t SOF : 1 ; /*!< bit: 2 Start Of Frame Interrupt Enable */
uint16_t EORST : 1 ; /*!< bit: 3 End of Reset Interrupt Enable */
uint16_t WAKEUP : 1 ; /*!< bit: 4 Wake Up Interrupt Enable */
uint16_t EORSM : 1 ; /*!< bit: 5 End Of Resume Interrupt Enable */
uint16_t UPRSM : 1 ; /*!< bit: 6 Upstream Resume Interrupt Enable */
uint16_t RAMACER : 1 ; /*!< bit: 7 Ram Access Interrupt Enable */
uint16_t LPMNYET : 1 ; /*!< bit: 8 Link Power Management Not Yet Interrupt Enable */
uint16_t LPMSUSP : 1 ; /*!< bit: 9 Link Power Management Suspend Interrupt Enable */
uint16_t : 6 ; /*!< bit: 10..15 Reserved */
} bit ; /*!< Structure used for bit access */
uint16_t reg ; /*!< Type used for register access */
} USB_DEVICE_INTENSET_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_INTENSET_OFFSET 0x018 /**< \brief (USB_DEVICE_INTENSET offset) DEVICE Device Interrupt Enable Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_RESETVALUE _U_(0x0000) /**< \brief (USB_DEVICE_INTENSET reset_value) DEVICE Device Interrupt Enable Set */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_SUSPEND_Pos 0 /**< \brief (USB_DEVICE_INTENSET) Suspend Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_SUSPEND (_U_(0x1) << USB_DEVICE_INTENSET_SUSPEND_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_MSOF_Pos 1 /**< \brief (USB_DEVICE_INTENSET) Micro Start of Frame Interrupt Enable in High Speed Mode */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_MSOF (_U_(0x1) << USB_DEVICE_INTENSET_MSOF_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_SOF_Pos 2 /**< \brief (USB_DEVICE_INTENSET) Start Of Frame Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_SOF (_U_(0x1) << USB_DEVICE_INTENSET_SOF_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_EORST_Pos 3 /**< \brief (USB_DEVICE_INTENSET) End of Reset Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_EORST (_U_(0x1) << USB_DEVICE_INTENSET_EORST_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_WAKEUP_Pos 4 /**< \brief (USB_DEVICE_INTENSET) Wake Up Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_WAKEUP (_U_(0x1) << USB_DEVICE_INTENSET_WAKEUP_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_EORSM_Pos 5 /**< \brief (USB_DEVICE_INTENSET) End Of Resume Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_EORSM (_U_(0x1) << USB_DEVICE_INTENSET_EORSM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_UPRSM_Pos 6 /**< \brief (USB_DEVICE_INTENSET) Upstream Resume Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_UPRSM (_U_(0x1) << USB_DEVICE_INTENSET_UPRSM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_RAMACER_Pos 7 /**< \brief (USB_DEVICE_INTENSET) Ram Access Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_RAMACER (_U_(0x1) << USB_DEVICE_INTENSET_RAMACER_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_LPMNYET_Pos 8 /**< \brief (USB_DEVICE_INTENSET) Link Power Management Not Yet Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_LPMNYET (_U_(0x1) << USB_DEVICE_INTENSET_LPMNYET_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTENSET_LPMSUSP_Pos 9 /**< \brief (USB_DEVICE_INTENSET) Link Power Management Suspend Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTENSET_LPMSUSP (_U_(0x1) << USB_DEVICE_INTENSET_LPMSUSP_Pos)
# define USB_DEVICE_INTENSET_MASK _U_(0x03FF) /**< \brief (USB_DEVICE_INTENSET) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_INTFLAG : (USB Offset: 0x01C) (R/W 16) DEVICE DEVICE Device Interrupt Flag -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union { // __I to avoid read-modify-write on write-to-clear register
struct {
__I uint16_t SUSPEND : 1 ; /*!< bit: 0 Suspend */
__I uint16_t MSOF : 1 ; /*!< bit: 1 Micro Start of Frame in High Speed Mode */
__I uint16_t SOF : 1 ; /*!< bit: 2 Start Of Frame */
__I uint16_t EORST : 1 ; /*!< bit: 3 End of Reset */
__I uint16_t WAKEUP : 1 ; /*!< bit: 4 Wake Up */
__I uint16_t EORSM : 1 ; /*!< bit: 5 End Of Resume */
__I uint16_t UPRSM : 1 ; /*!< bit: 6 Upstream Resume */
__I uint16_t RAMACER : 1 ; /*!< bit: 7 Ram Access */
__I uint16_t LPMNYET : 1 ; /*!< bit: 8 Link Power Management Not Yet */
__I uint16_t LPMSUSP : 1 ; /*!< bit: 9 Link Power Management Suspend */
__I uint16_t : 6 ; /*!< bit: 10..15 Reserved */
} bit ; /*!< Structure used for bit access */
uint16_t reg ; /*!< Type used for register access */
} USB_DEVICE_INTFLAG_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_INTFLAG_OFFSET 0x01C /**< \brief (USB_DEVICE_INTFLAG offset) DEVICE Device Interrupt Flag */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_RESETVALUE _U_(0x0000) /**< \brief (USB_DEVICE_INTFLAG reset_value) DEVICE Device Interrupt Flag */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_SUSPEND_Pos 0 /**< \brief (USB_DEVICE_INTFLAG) Suspend */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_SUSPEND (_U_(0x1) << USB_DEVICE_INTFLAG_SUSPEND_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_MSOF_Pos 1 /**< \brief (USB_DEVICE_INTFLAG) Micro Start of Frame in High Speed Mode */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_MSOF (_U_(0x1) << USB_DEVICE_INTFLAG_MSOF_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_SOF_Pos 2 /**< \brief (USB_DEVICE_INTFLAG) Start Of Frame */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_SOF (_U_(0x1) << USB_DEVICE_INTFLAG_SOF_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_EORST_Pos 3 /**< \brief (USB_DEVICE_INTFLAG) End of Reset */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_EORST (_U_(0x1) << USB_DEVICE_INTFLAG_EORST_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_WAKEUP_Pos 4 /**< \brief (USB_DEVICE_INTFLAG) Wake Up */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_WAKEUP (_U_(0x1) << USB_DEVICE_INTFLAG_WAKEUP_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_EORSM_Pos 5 /**< \brief (USB_DEVICE_INTFLAG) End Of Resume */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_EORSM (_U_(0x1) << USB_DEVICE_INTFLAG_EORSM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_UPRSM_Pos 6 /**< \brief (USB_DEVICE_INTFLAG) Upstream Resume */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_UPRSM (_U_(0x1) << USB_DEVICE_INTFLAG_UPRSM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_RAMACER_Pos 7 /**< \brief (USB_DEVICE_INTFLAG) Ram Access */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_RAMACER (_U_(0x1) << USB_DEVICE_INTFLAG_RAMACER_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_LPMNYET_Pos 8 /**< \brief (USB_DEVICE_INTFLAG) Link Power Management Not Yet */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_LPMNYET (_U_(0x1) << USB_DEVICE_INTFLAG_LPMNYET_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_INTFLAG_LPMSUSP_Pos 9 /**< \brief (USB_DEVICE_INTFLAG) Link Power Management Suspend */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_INTFLAG_LPMSUSP (_U_(0x1) << USB_DEVICE_INTFLAG_LPMSUSP_Pos)
# define USB_DEVICE_INTFLAG_MASK _U_(0x03FF) /**< \brief (USB_DEVICE_INTFLAG) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPINTSMRY : (USB Offset: 0x020) (R/ 16) DEVICE DEVICE End Point Interrupt Summary -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint16_t EPINT0 : 1 ; /*!< bit: 0 End Point 0 Interrupt */
uint16_t EPINT1 : 1 ; /*!< bit: 1 End Point 1 Interrupt */
uint16_t EPINT2 : 1 ; /*!< bit: 2 End Point 2 Interrupt */
uint16_t EPINT3 : 1 ; /*!< bit: 3 End Point 3 Interrupt */
uint16_t EPINT4 : 1 ; /*!< bit: 4 End Point 4 Interrupt */
uint16_t EPINT5 : 1 ; /*!< bit: 5 End Point 5 Interrupt */
uint16_t EPINT6 : 1 ; /*!< bit: 6 End Point 6 Interrupt */
uint16_t EPINT7 : 1 ; /*!< bit: 7 End Point 7 Interrupt */
uint16_t : 8 ; /*!< bit: 8..15 Reserved */
} bit ; /*!< Structure used for bit access */
struct {
uint16_t EPINT : 8 ; /*!< bit: 0.. 7 End Point x Interrupt */
uint16_t : 8 ; /*!< bit: 8..15 Reserved */
} vec ; /*!< Structure used for vec access */
uint16_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPINTSMRY_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPINTSMRY_OFFSET 0x020 /**< \brief (USB_DEVICE_EPINTSMRY offset) DEVICE End Point Interrupt Summary */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_RESETVALUE _U_(0x0000) /**< \brief (USB_DEVICE_EPINTSMRY reset_value) DEVICE End Point Interrupt Summary */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT0_Pos 0 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 0 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT0 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT1_Pos 1 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 1 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT1 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT2_Pos 2 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 2 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT2 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT2_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT3_Pos 3 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 3 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT3 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT3_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT4_Pos 4 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 4 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT4 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT4_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT5_Pos 5 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 5 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT5 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT5_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT6_Pos 6 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 6 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT6 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT6_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT7_Pos 7 /**< \brief (USB_DEVICE_EPINTSMRY) End Point 7 Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT7 (_U_(1) << USB_DEVICE_EPINTSMRY_EPINT7_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT_Pos 0 /**< \brief (USB_DEVICE_EPINTSMRY) End Point x Interrupt */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT_Msk (_U_(0xFF) << USB_DEVICE_EPINTSMRY_EPINT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTSMRY_EPINT(value) (USB_DEVICE_EPINTSMRY_EPINT_Msk & ((value) << USB_DEVICE_EPINTSMRY_EPINT_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTSMRY_MASK _U_(0x00FF) /**< \brief (USB_DEVICE_EPINTSMRY) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DESCADD : (USB Offset: 0x024) (R/W 32) Descriptor Address -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t DESCADD : 32 ; /*!< bit: 0..31 Descriptor Address Value */
} bit ; /*!< Structure used for bit access */
uint32_t reg ; /*!< Type used for register access */
} USB_DESCADD_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DESCADD_OFFSET 0x024 /**< \brief (USB_DESCADD offset) Descriptor Address */
2022-03-07 04:42:32 +08:00
# define USB_DESCADD_RESETVALUE _U_(0x00000000) /**< \brief (USB_DESCADD reset_value) Descriptor Address */
2017-01-22 06:06:32 +08:00
# define USB_DESCADD_DESCADD_Pos 0 /**< \brief (USB_DESCADD) Descriptor Address Value */
2022-03-07 04:42:32 +08:00
# define USB_DESCADD_DESCADD_Msk (_U_(0xFFFFFFFF) << USB_DESCADD_DESCADD_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DESCADD_DESCADD(value) (USB_DESCADD_DESCADD_Msk & ((value) << USB_DESCADD_DESCADD_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DESCADD_MASK _U_(0xFFFFFFFF) /**< \brief (USB_DESCADD) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_PADCAL : (USB Offset: 0x028) (R/W 16) USB PAD Calibration -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint16_t TRANSP : 5 ; /*!< bit: 0.. 4 USB Pad Transp calibration */
uint16_t : 1 ; /*!< bit: 5 Reserved */
uint16_t TRANSN : 5 ; /*!< bit: 6..10 USB Pad Transn calibration */
uint16_t : 1 ; /*!< bit: 11 Reserved */
uint16_t TRIM : 3 ; /*!< bit: 12..14 USB Pad Trim calibration */
uint16_t : 1 ; /*!< bit: 15 Reserved */
} bit ; /*!< Structure used for bit access */
uint16_t reg ; /*!< Type used for register access */
} USB_PADCAL_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_PADCAL_OFFSET 0x028 /**< \brief (USB_PADCAL offset) USB PAD Calibration */
2022-03-07 04:42:32 +08:00
# define USB_PADCAL_RESETVALUE _U_(0x0000) /**< \brief (USB_PADCAL reset_value) USB PAD Calibration */
2017-01-22 06:06:32 +08:00
# define USB_PADCAL_TRANSP_Pos 0 /**< \brief (USB_PADCAL) USB Pad Transp calibration */
2022-03-07 04:42:32 +08:00
# define USB_PADCAL_TRANSP_Msk (_U_(0x1F) << USB_PADCAL_TRANSP_Pos)
2017-01-22 06:06:32 +08:00
# define USB_PADCAL_TRANSP(value) (USB_PADCAL_TRANSP_Msk & ((value) << USB_PADCAL_TRANSP_Pos))
# define USB_PADCAL_TRANSN_Pos 6 /**< \brief (USB_PADCAL) USB Pad Transn calibration */
2022-03-07 04:42:32 +08:00
# define USB_PADCAL_TRANSN_Msk (_U_(0x1F) << USB_PADCAL_TRANSN_Pos)
2017-01-22 06:06:32 +08:00
# define USB_PADCAL_TRANSN(value) (USB_PADCAL_TRANSN_Msk & ((value) << USB_PADCAL_TRANSN_Pos))
# define USB_PADCAL_TRIM_Pos 12 /**< \brief (USB_PADCAL) USB Pad Trim calibration */
2022-03-07 04:42:32 +08:00
# define USB_PADCAL_TRIM_Msk (_U_(0x7) << USB_PADCAL_TRIM_Pos)
2017-01-22 06:06:32 +08:00
# define USB_PADCAL_TRIM(value) (USB_PADCAL_TRIM_Msk & ((value) << USB_PADCAL_TRIM_Pos))
2022-03-07 04:42:32 +08:00
# define USB_PADCAL_MASK _U_(0x77DF) /**< \brief (USB_PADCAL) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPCFG : (USB Offset: 0x100) (R/W 8) DEVICE DEVICE_ENDPOINT End Point Configuration -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t EPTYPE0 : 3 ; /*!< bit: 0.. 2 End Point Type0 */
uint8_t : 1 ; /*!< bit: 3 Reserved */
uint8_t EPTYPE1 : 3 ; /*!< bit: 4.. 6 End Point Type1 */
uint8_t NYETDIS : 1 ; /*!< bit: 7 NYET Token Disable */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPCFG_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPCFG_OFFSET 0x100 /**< \brief (USB_DEVICE_EPCFG offset) DEVICE_ENDPOINT End Point Configuration */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPCFG_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_EPCFG reset_value) DEVICE_ENDPOINT End Point Configuration */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPCFG_EPTYPE0_Pos 0 /**< \brief (USB_DEVICE_EPCFG) End Point Type0 */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPCFG_EPTYPE0_Msk (_U_(0x7) << USB_DEVICE_EPCFG_EPTYPE0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPCFG_EPTYPE0(value) (USB_DEVICE_EPCFG_EPTYPE0_Msk & ((value) << USB_DEVICE_EPCFG_EPTYPE0_Pos))
# define USB_DEVICE_EPCFG_EPTYPE1_Pos 4 /**< \brief (USB_DEVICE_EPCFG) End Point Type1 */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPCFG_EPTYPE1_Msk (_U_(0x7) << USB_DEVICE_EPCFG_EPTYPE1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPCFG_EPTYPE1(value) (USB_DEVICE_EPCFG_EPTYPE1_Msk & ((value) << USB_DEVICE_EPCFG_EPTYPE1_Pos))
# define USB_DEVICE_EPCFG_NYETDIS_Pos 7 /**< \brief (USB_DEVICE_EPCFG) NYET Token Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPCFG_NYETDIS (_U_(0x1) << USB_DEVICE_EPCFG_NYETDIS_Pos)
# define USB_DEVICE_EPCFG_MASK _U_(0xF7) /**< \brief (USB_DEVICE_EPCFG) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPSTATUSCLR : (USB Offset: 0x104) ( /W 8) DEVICE DEVICE_ENDPOINT End Point Pipe Status Clear -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t DTGLOUT : 1 ; /*!< bit: 0 Data Toggle OUT Clear */
uint8_t DTGLIN : 1 ; /*!< bit: 1 Data Toggle IN Clear */
uint8_t CURBK : 1 ; /*!< bit: 2 Current Bank Clear */
uint8_t : 1 ; /*!< bit: 3 Reserved */
uint8_t STALLRQ0 : 1 ; /*!< bit: 4 Stall 0 Request Clear */
uint8_t STALLRQ1 : 1 ; /*!< bit: 5 Stall 1 Request Clear */
uint8_t BK0RDY : 1 ; /*!< bit: 6 Bank 0 Ready Clear */
uint8_t BK1RDY : 1 ; /*!< bit: 7 Bank 1 Ready Clear */
} bit ; /*!< Structure used for bit access */
struct {
uint8_t : 4 ; /*!< bit: 0.. 3 Reserved */
uint8_t STALLRQ : 2 ; /*!< bit: 4.. 5 Stall x Request Clear */
uint8_t : 2 ; /*!< bit: 6.. 7 Reserved */
} vec ; /*!< Structure used for vec access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPSTATUSCLR_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPSTATUSCLR_OFFSET 0x104 /**< \brief (USB_DEVICE_EPSTATUSCLR offset) DEVICE_ENDPOINT End Point Pipe Status Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_EPSTATUSCLR reset_value) DEVICE_ENDPOINT End Point Pipe Status Clear */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_DTGLOUT_Pos 0 /**< \brief (USB_DEVICE_EPSTATUSCLR) Data Toggle OUT Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_DTGLOUT (_U_(0x1) << USB_DEVICE_EPSTATUSCLR_DTGLOUT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_DTGLIN_Pos 1 /**< \brief (USB_DEVICE_EPSTATUSCLR) Data Toggle IN Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_DTGLIN (_U_(0x1) << USB_DEVICE_EPSTATUSCLR_DTGLIN_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_CURBK_Pos 2 /**< \brief (USB_DEVICE_EPSTATUSCLR) Current Bank Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_CURBK (_U_(0x1) << USB_DEVICE_EPSTATUSCLR_CURBK_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_STALLRQ0_Pos 4 /**< \brief (USB_DEVICE_EPSTATUSCLR) Stall 0 Request Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_STALLRQ0 (_U_(1) << USB_DEVICE_EPSTATUSCLR_STALLRQ0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_STALLRQ1_Pos 5 /**< \brief (USB_DEVICE_EPSTATUSCLR) Stall 1 Request Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_STALLRQ1 (_U_(1) << USB_DEVICE_EPSTATUSCLR_STALLRQ1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_STALLRQ_Pos 4 /**< \brief (USB_DEVICE_EPSTATUSCLR) Stall x Request Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_STALLRQ_Msk (_U_(0x3) << USB_DEVICE_EPSTATUSCLR_STALLRQ_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_STALLRQ(value) (USB_DEVICE_EPSTATUSCLR_STALLRQ_Msk & ((value) << USB_DEVICE_EPSTATUSCLR_STALLRQ_Pos))
# define USB_DEVICE_EPSTATUSCLR_BK0RDY_Pos 6 /**< \brief (USB_DEVICE_EPSTATUSCLR) Bank 0 Ready Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_BK0RDY (_U_(0x1) << USB_DEVICE_EPSTATUSCLR_BK0RDY_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_BK1RDY_Pos 7 /**< \brief (USB_DEVICE_EPSTATUSCLR) Bank 1 Ready Clear */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSCLR_BK1RDY (_U_(0x1) << USB_DEVICE_EPSTATUSCLR_BK1RDY_Pos)
# define USB_DEVICE_EPSTATUSCLR_MASK _U_(0xF7) /**< \brief (USB_DEVICE_EPSTATUSCLR) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPSTATUSSET : (USB Offset: 0x105) ( /W 8) DEVICE DEVICE_ENDPOINT End Point Pipe Status Set -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t DTGLOUT : 1 ; /*!< bit: 0 Data Toggle OUT Set */
uint8_t DTGLIN : 1 ; /*!< bit: 1 Data Toggle IN Set */
uint8_t CURBK : 1 ; /*!< bit: 2 Current Bank Set */
uint8_t : 1 ; /*!< bit: 3 Reserved */
uint8_t STALLRQ0 : 1 ; /*!< bit: 4 Stall 0 Request Set */
uint8_t STALLRQ1 : 1 ; /*!< bit: 5 Stall 1 Request Set */
uint8_t BK0RDY : 1 ; /*!< bit: 6 Bank 0 Ready Set */
uint8_t BK1RDY : 1 ; /*!< bit: 7 Bank 1 Ready Set */
} bit ; /*!< Structure used for bit access */
struct {
uint8_t : 4 ; /*!< bit: 0.. 3 Reserved */
uint8_t STALLRQ : 2 ; /*!< bit: 4.. 5 Stall x Request Set */
uint8_t : 2 ; /*!< bit: 6.. 7 Reserved */
} vec ; /*!< Structure used for vec access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPSTATUSSET_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPSTATUSSET_OFFSET 0x105 /**< \brief (USB_DEVICE_EPSTATUSSET offset) DEVICE_ENDPOINT End Point Pipe Status Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_EPSTATUSSET reset_value) DEVICE_ENDPOINT End Point Pipe Status Set */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_DTGLOUT_Pos 0 /**< \brief (USB_DEVICE_EPSTATUSSET) Data Toggle OUT Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_DTGLOUT (_U_(0x1) << USB_DEVICE_EPSTATUSSET_DTGLOUT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_DTGLIN_Pos 1 /**< \brief (USB_DEVICE_EPSTATUSSET) Data Toggle IN Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_DTGLIN (_U_(0x1) << USB_DEVICE_EPSTATUSSET_DTGLIN_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_CURBK_Pos 2 /**< \brief (USB_DEVICE_EPSTATUSSET) Current Bank Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_CURBK (_U_(0x1) << USB_DEVICE_EPSTATUSSET_CURBK_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_STALLRQ0_Pos 4 /**< \brief (USB_DEVICE_EPSTATUSSET) Stall 0 Request Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_STALLRQ0 (_U_(1) << USB_DEVICE_EPSTATUSSET_STALLRQ0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_STALLRQ1_Pos 5 /**< \brief (USB_DEVICE_EPSTATUSSET) Stall 1 Request Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_STALLRQ1 (_U_(1) << USB_DEVICE_EPSTATUSSET_STALLRQ1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_STALLRQ_Pos 4 /**< \brief (USB_DEVICE_EPSTATUSSET) Stall x Request Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_STALLRQ_Msk (_U_(0x3) << USB_DEVICE_EPSTATUSSET_STALLRQ_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_STALLRQ(value) (USB_DEVICE_EPSTATUSSET_STALLRQ_Msk & ((value) << USB_DEVICE_EPSTATUSSET_STALLRQ_Pos))
# define USB_DEVICE_EPSTATUSSET_BK0RDY_Pos 6 /**< \brief (USB_DEVICE_EPSTATUSSET) Bank 0 Ready Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_BK0RDY (_U_(0x1) << USB_DEVICE_EPSTATUSSET_BK0RDY_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUSSET_BK1RDY_Pos 7 /**< \brief (USB_DEVICE_EPSTATUSSET) Bank 1 Ready Set */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUSSET_BK1RDY (_U_(0x1) << USB_DEVICE_EPSTATUSSET_BK1RDY_Pos)
# define USB_DEVICE_EPSTATUSSET_MASK _U_(0xF7) /**< \brief (USB_DEVICE_EPSTATUSSET) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPSTATUS : (USB Offset: 0x106) (R/ 8) DEVICE DEVICE_ENDPOINT End Point Pipe Status -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t DTGLOUT : 1 ; /*!< bit: 0 Data Toggle Out */
uint8_t DTGLIN : 1 ; /*!< bit: 1 Data Toggle In */
uint8_t CURBK : 1 ; /*!< bit: 2 Current Bank */
uint8_t : 1 ; /*!< bit: 3 Reserved */
uint8_t STALLRQ0 : 1 ; /*!< bit: 4 Stall 0 Request */
uint8_t STALLRQ1 : 1 ; /*!< bit: 5 Stall 1 Request */
uint8_t BK0RDY : 1 ; /*!< bit: 6 Bank 0 ready */
uint8_t BK1RDY : 1 ; /*!< bit: 7 Bank 1 ready */
} bit ; /*!< Structure used for bit access */
struct {
uint8_t : 4 ; /*!< bit: 0.. 3 Reserved */
uint8_t STALLRQ : 2 ; /*!< bit: 4.. 5 Stall x Request */
uint8_t : 2 ; /*!< bit: 6.. 7 Reserved */
} vec ; /*!< Structure used for vec access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPSTATUS_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPSTATUS_OFFSET 0x106 /**< \brief (USB_DEVICE_EPSTATUS offset) DEVICE_ENDPOINT End Point Pipe Status */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_EPSTATUS reset_value) DEVICE_ENDPOINT End Point Pipe Status */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_DTGLOUT_Pos 0 /**< \brief (USB_DEVICE_EPSTATUS) Data Toggle Out */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_DTGLOUT (_U_(0x1) << USB_DEVICE_EPSTATUS_DTGLOUT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_DTGLIN_Pos 1 /**< \brief (USB_DEVICE_EPSTATUS) Data Toggle In */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_DTGLIN (_U_(0x1) << USB_DEVICE_EPSTATUS_DTGLIN_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_CURBK_Pos 2 /**< \brief (USB_DEVICE_EPSTATUS) Current Bank */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_CURBK (_U_(0x1) << USB_DEVICE_EPSTATUS_CURBK_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_STALLRQ0_Pos 4 /**< \brief (USB_DEVICE_EPSTATUS) Stall 0 Request */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_STALLRQ0 (_U_(1) << USB_DEVICE_EPSTATUS_STALLRQ0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_STALLRQ1_Pos 5 /**< \brief (USB_DEVICE_EPSTATUS) Stall 1 Request */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_STALLRQ1 (_U_(1) << USB_DEVICE_EPSTATUS_STALLRQ1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_STALLRQ_Pos 4 /**< \brief (USB_DEVICE_EPSTATUS) Stall x Request */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_STALLRQ_Msk (_U_(0x3) << USB_DEVICE_EPSTATUS_STALLRQ_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_STALLRQ(value) (USB_DEVICE_EPSTATUS_STALLRQ_Msk & ((value) << USB_DEVICE_EPSTATUS_STALLRQ_Pos))
# define USB_DEVICE_EPSTATUS_BK0RDY_Pos 6 /**< \brief (USB_DEVICE_EPSTATUS) Bank 0 ready */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_BK0RDY (_U_(0x1) << USB_DEVICE_EPSTATUS_BK0RDY_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPSTATUS_BK1RDY_Pos 7 /**< \brief (USB_DEVICE_EPSTATUS) Bank 1 ready */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPSTATUS_BK1RDY (_U_(0x1) << USB_DEVICE_EPSTATUS_BK1RDY_Pos)
# define USB_DEVICE_EPSTATUS_MASK _U_(0xF7) /**< \brief (USB_DEVICE_EPSTATUS) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPINTFLAG : (USB Offset: 0x107) (R/W 8) DEVICE DEVICE_ENDPOINT End Point Interrupt Flag -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union { // __I to avoid read-modify-write on write-to-clear register
struct {
__I uint8_t TRCPT0 : 1 ; /*!< bit: 0 Transfer Complete 0 */
__I uint8_t TRCPT1 : 1 ; /*!< bit: 1 Transfer Complete 1 */
__I uint8_t TRFAIL0 : 1 ; /*!< bit: 2 Error Flow 0 */
__I uint8_t TRFAIL1 : 1 ; /*!< bit: 3 Error Flow 1 */
__I uint8_t RXSTP : 1 ; /*!< bit: 4 Received Setup */
__I uint8_t STALL0 : 1 ; /*!< bit: 5 Stall 0 In/out */
__I uint8_t STALL1 : 1 ; /*!< bit: 6 Stall 1 In/out */
__I uint8_t : 1 ; /*!< bit: 7 Reserved */
} bit ; /*!< Structure used for bit access */
struct {
__I uint8_t TRCPT : 2 ; /*!< bit: 0.. 1 Transfer Complete x */
__I uint8_t TRFAIL : 2 ; /*!< bit: 2.. 3 Error Flow x */
__I uint8_t : 1 ; /*!< bit: 4 Reserved */
__I uint8_t STALL : 2 ; /*!< bit: 5.. 6 Stall x In/out */
__I uint8_t : 1 ; /*!< bit: 7 Reserved */
} vec ; /*!< Structure used for vec access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPINTFLAG_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPINTFLAG_OFFSET 0x107 /**< \brief (USB_DEVICE_EPINTFLAG offset) DEVICE_ENDPOINT End Point Interrupt Flag */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_EPINTFLAG reset_value) DEVICE_ENDPOINT End Point Interrupt Flag */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRCPT0_Pos 0 /**< \brief (USB_DEVICE_EPINTFLAG) Transfer Complete 0 */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRCPT0 (_U_(1) << USB_DEVICE_EPINTFLAG_TRCPT0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRCPT1_Pos 1 /**< \brief (USB_DEVICE_EPINTFLAG) Transfer Complete 1 */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRCPT1 (_U_(1) << USB_DEVICE_EPINTFLAG_TRCPT1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRCPT_Pos 0 /**< \brief (USB_DEVICE_EPINTFLAG) Transfer Complete x */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRCPT_Msk (_U_(0x3) << USB_DEVICE_EPINTFLAG_TRCPT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRCPT(value) (USB_DEVICE_EPINTFLAG_TRCPT_Msk & ((value) << USB_DEVICE_EPINTFLAG_TRCPT_Pos))
# define USB_DEVICE_EPINTFLAG_TRFAIL0_Pos 2 /**< \brief (USB_DEVICE_EPINTFLAG) Error Flow 0 */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRFAIL0 (_U_(1) << USB_DEVICE_EPINTFLAG_TRFAIL0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRFAIL1_Pos 3 /**< \brief (USB_DEVICE_EPINTFLAG) Error Flow 1 */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRFAIL1 (_U_(1) << USB_DEVICE_EPINTFLAG_TRFAIL1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRFAIL_Pos 2 /**< \brief (USB_DEVICE_EPINTFLAG) Error Flow x */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRFAIL_Msk (_U_(0x3) << USB_DEVICE_EPINTFLAG_TRFAIL_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_TRFAIL(value) (USB_DEVICE_EPINTFLAG_TRFAIL_Msk & ((value) << USB_DEVICE_EPINTFLAG_TRFAIL_Pos))
# define USB_DEVICE_EPINTFLAG_RXSTP_Pos 4 /**< \brief (USB_DEVICE_EPINTFLAG) Received Setup */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_RXSTP (_U_(0x1) << USB_DEVICE_EPINTFLAG_RXSTP_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_STALL0_Pos 5 /**< \brief (USB_DEVICE_EPINTFLAG) Stall 0 In/out */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_STALL0 (_U_(1) << USB_DEVICE_EPINTFLAG_STALL0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_STALL1_Pos 6 /**< \brief (USB_DEVICE_EPINTFLAG) Stall 1 In/out */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_STALL1 (_U_(1) << USB_DEVICE_EPINTFLAG_STALL1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_STALL_Pos 5 /**< \brief (USB_DEVICE_EPINTFLAG) Stall x In/out */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_STALL_Msk (_U_(0x3) << USB_DEVICE_EPINTFLAG_STALL_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTFLAG_STALL(value) (USB_DEVICE_EPINTFLAG_STALL_Msk & ((value) << USB_DEVICE_EPINTFLAG_STALL_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTFLAG_MASK _U_(0x7F) /**< \brief (USB_DEVICE_EPINTFLAG) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPINTENCLR : (USB Offset: 0x108) (R/W 8) DEVICE DEVICE_ENDPOINT End Point Interrupt Clear Flag -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t TRCPT0 : 1 ; /*!< bit: 0 Transfer Complete 0 Interrupt Disable */
uint8_t TRCPT1 : 1 ; /*!< bit: 1 Transfer Complete 1 Interrupt Disable */
uint8_t TRFAIL0 : 1 ; /*!< bit: 2 Error Flow 0 Interrupt Disable */
uint8_t TRFAIL1 : 1 ; /*!< bit: 3 Error Flow 1 Interrupt Disable */
uint8_t RXSTP : 1 ; /*!< bit: 4 Received Setup Interrupt Disable */
uint8_t STALL0 : 1 ; /*!< bit: 5 Stall 0 In/Out Interrupt Disable */
uint8_t STALL1 : 1 ; /*!< bit: 6 Stall 1 In/Out Interrupt Disable */
uint8_t : 1 ; /*!< bit: 7 Reserved */
} bit ; /*!< Structure used for bit access */
struct {
uint8_t TRCPT : 2 ; /*!< bit: 0.. 1 Transfer Complete x Interrupt Disable */
uint8_t TRFAIL : 2 ; /*!< bit: 2.. 3 Error Flow x Interrupt Disable */
uint8_t : 1 ; /*!< bit: 4 Reserved */
uint8_t STALL : 2 ; /*!< bit: 5.. 6 Stall x In/Out Interrupt Disable */
uint8_t : 1 ; /*!< bit: 7 Reserved */
} vec ; /*!< Structure used for vec access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPINTENCLR_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPINTENCLR_OFFSET 0x108 /**< \brief (USB_DEVICE_EPINTENCLR offset) DEVICE_ENDPOINT End Point Interrupt Clear Flag */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_EPINTENCLR reset_value) DEVICE_ENDPOINT End Point Interrupt Clear Flag */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRCPT0_Pos 0 /**< \brief (USB_DEVICE_EPINTENCLR) Transfer Complete 0 Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRCPT0 (_U_(1) << USB_DEVICE_EPINTENCLR_TRCPT0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRCPT1_Pos 1 /**< \brief (USB_DEVICE_EPINTENCLR) Transfer Complete 1 Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRCPT1 (_U_(1) << USB_DEVICE_EPINTENCLR_TRCPT1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRCPT_Pos 0 /**< \brief (USB_DEVICE_EPINTENCLR) Transfer Complete x Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRCPT_Msk (_U_(0x3) << USB_DEVICE_EPINTENCLR_TRCPT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRCPT(value) (USB_DEVICE_EPINTENCLR_TRCPT_Msk & ((value) << USB_DEVICE_EPINTENCLR_TRCPT_Pos))
# define USB_DEVICE_EPINTENCLR_TRFAIL0_Pos 2 /**< \brief (USB_DEVICE_EPINTENCLR) Error Flow 0 Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRFAIL0 (_U_(1) << USB_DEVICE_EPINTENCLR_TRFAIL0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRFAIL1_Pos 3 /**< \brief (USB_DEVICE_EPINTENCLR) Error Flow 1 Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRFAIL1 (_U_(1) << USB_DEVICE_EPINTENCLR_TRFAIL1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRFAIL_Pos 2 /**< \brief (USB_DEVICE_EPINTENCLR) Error Flow x Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRFAIL_Msk (_U_(0x3) << USB_DEVICE_EPINTENCLR_TRFAIL_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_TRFAIL(value) (USB_DEVICE_EPINTENCLR_TRFAIL_Msk & ((value) << USB_DEVICE_EPINTENCLR_TRFAIL_Pos))
# define USB_DEVICE_EPINTENCLR_RXSTP_Pos 4 /**< \brief (USB_DEVICE_EPINTENCLR) Received Setup Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_RXSTP (_U_(0x1) << USB_DEVICE_EPINTENCLR_RXSTP_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_STALL0_Pos 5 /**< \brief (USB_DEVICE_EPINTENCLR) Stall 0 In/Out Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_STALL0 (_U_(1) << USB_DEVICE_EPINTENCLR_STALL0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_STALL1_Pos 6 /**< \brief (USB_DEVICE_EPINTENCLR) Stall 1 In/Out Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_STALL1 (_U_(1) << USB_DEVICE_EPINTENCLR_STALL1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_STALL_Pos 5 /**< \brief (USB_DEVICE_EPINTENCLR) Stall x In/Out Interrupt Disable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_STALL_Msk (_U_(0x3) << USB_DEVICE_EPINTENCLR_STALL_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENCLR_STALL(value) (USB_DEVICE_EPINTENCLR_STALL_Msk & ((value) << USB_DEVICE_EPINTENCLR_STALL_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENCLR_MASK _U_(0x7F) /**< \brief (USB_DEVICE_EPINTENCLR) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EPINTENSET : (USB Offset: 0x109) (R/W 8) DEVICE DEVICE_ENDPOINT End Point Interrupt Set Flag -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t TRCPT0 : 1 ; /*!< bit: 0 Transfer Complete 0 Interrupt Enable */
uint8_t TRCPT1 : 1 ; /*!< bit: 1 Transfer Complete 1 Interrupt Enable */
uint8_t TRFAIL0 : 1 ; /*!< bit: 2 Error Flow 0 Interrupt Enable */
uint8_t TRFAIL1 : 1 ; /*!< bit: 3 Error Flow 1 Interrupt Enable */
uint8_t RXSTP : 1 ; /*!< bit: 4 Received Setup Interrupt Enable */
uint8_t STALL0 : 1 ; /*!< bit: 5 Stall 0 In/out Interrupt enable */
uint8_t STALL1 : 1 ; /*!< bit: 6 Stall 1 In/out Interrupt enable */
uint8_t : 1 ; /*!< bit: 7 Reserved */
} bit ; /*!< Structure used for bit access */
struct {
uint8_t TRCPT : 2 ; /*!< bit: 0.. 1 Transfer Complete x Interrupt Enable */
uint8_t TRFAIL : 2 ; /*!< bit: 2.. 3 Error Flow x Interrupt Enable */
uint8_t : 1 ; /*!< bit: 4 Reserved */
uint8_t STALL : 2 ; /*!< bit: 5.. 6 Stall x In/out Interrupt enable */
uint8_t : 1 ; /*!< bit: 7 Reserved */
} vec ; /*!< Structure used for vec access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_EPINTENSET_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EPINTENSET_OFFSET 0x109 /**< \brief (USB_DEVICE_EPINTENSET offset) DEVICE_ENDPOINT End Point Interrupt Set Flag */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_RESETVALUE _U_(0x00) /**< \brief (USB_DEVICE_EPINTENSET reset_value) DEVICE_ENDPOINT End Point Interrupt Set Flag */
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_TRCPT0_Pos 0 /**< \brief (USB_DEVICE_EPINTENSET) Transfer Complete 0 Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_TRCPT0 (_U_(1) << USB_DEVICE_EPINTENSET_TRCPT0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_TRCPT1_Pos 1 /**< \brief (USB_DEVICE_EPINTENSET) Transfer Complete 1 Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_TRCPT1 (_U_(1) << USB_DEVICE_EPINTENSET_TRCPT1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_TRCPT_Pos 0 /**< \brief (USB_DEVICE_EPINTENSET) Transfer Complete x Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_TRCPT_Msk (_U_(0x3) << USB_DEVICE_EPINTENSET_TRCPT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_TRCPT(value) (USB_DEVICE_EPINTENSET_TRCPT_Msk & ((value) << USB_DEVICE_EPINTENSET_TRCPT_Pos))
# define USB_DEVICE_EPINTENSET_TRFAIL0_Pos 2 /**< \brief (USB_DEVICE_EPINTENSET) Error Flow 0 Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_TRFAIL0 (_U_(1) << USB_DEVICE_EPINTENSET_TRFAIL0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_TRFAIL1_Pos 3 /**< \brief (USB_DEVICE_EPINTENSET) Error Flow 1 Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_TRFAIL1 (_U_(1) << USB_DEVICE_EPINTENSET_TRFAIL1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_TRFAIL_Pos 2 /**< \brief (USB_DEVICE_EPINTENSET) Error Flow x Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_TRFAIL_Msk (_U_(0x3) << USB_DEVICE_EPINTENSET_TRFAIL_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_TRFAIL(value) (USB_DEVICE_EPINTENSET_TRFAIL_Msk & ((value) << USB_DEVICE_EPINTENSET_TRFAIL_Pos))
# define USB_DEVICE_EPINTENSET_RXSTP_Pos 4 /**< \brief (USB_DEVICE_EPINTENSET) Received Setup Interrupt Enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_RXSTP (_U_(0x1) << USB_DEVICE_EPINTENSET_RXSTP_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_STALL0_Pos 5 /**< \brief (USB_DEVICE_EPINTENSET) Stall 0 In/out Interrupt enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_STALL0 (_U_(1) << USB_DEVICE_EPINTENSET_STALL0_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_STALL1_Pos 6 /**< \brief (USB_DEVICE_EPINTENSET) Stall 1 In/out Interrupt enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_STALL1 (_U_(1) << USB_DEVICE_EPINTENSET_STALL1_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_STALL_Pos 5 /**< \brief (USB_DEVICE_EPINTENSET) Stall x In/out Interrupt enable */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_STALL_Msk (_U_(0x3) << USB_DEVICE_EPINTENSET_STALL_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EPINTENSET_STALL(value) (USB_DEVICE_EPINTENSET_STALL_Msk & ((value) << USB_DEVICE_EPINTENSET_STALL_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EPINTENSET_MASK _U_(0x7F) /**< \brief (USB_DEVICE_EPINTENSET) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_ADDR : (USB Offset: 0x000) (R/W 32) DEVICE DEVICE_DESC_BANK Endpoint Bank, Adress of Data Buffer -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t ADDR : 32 ; /*!< bit: 0..31 Adress of data buffer */
} bit ; /*!< Structure used for bit access */
uint32_t reg ; /*!< Type used for register access */
} USB_DEVICE_ADDR_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_ADDR_OFFSET 0x000 /**< \brief (USB_DEVICE_ADDR offset) DEVICE_DESC_BANK Endpoint Bank, Adress of Data Buffer */
# define USB_DEVICE_ADDR_ADDR_Pos 0 /**< \brief (USB_DEVICE_ADDR) Adress of data buffer */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_ADDR_ADDR_Msk (_U_(0xFFFFFFFF) << USB_DEVICE_ADDR_ADDR_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_ADDR_ADDR(value) (USB_DEVICE_ADDR_ADDR_Msk & ((value) << USB_DEVICE_ADDR_ADDR_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_ADDR_MASK _U_(0xFFFFFFFF) /**< \brief (USB_DEVICE_ADDR) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_PCKSIZE : (USB Offset: 0x004) (R/W 32) DEVICE DEVICE_DESC_BANK Endpoint Bank, Packet Size -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint32_t BYTE_COUNT : 14 ; /*!< bit: 0..13 Byte Count */
uint32_t MULTI_PACKET_SIZE : 14 ; /*!< bit: 14..27 Multi Packet In or Out size */
uint32_t SIZE : 3 ; /*!< bit: 28..30 Enpoint size */
uint32_t AUTO_ZLP : 1 ; /*!< bit: 31 Automatic Zero Length Packet */
} bit ; /*!< Structure used for bit access */
uint32_t reg ; /*!< Type used for register access */
} USB_DEVICE_PCKSIZE_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_PCKSIZE_OFFSET 0x004 /**< \brief (USB_DEVICE_PCKSIZE offset) DEVICE_DESC_BANK Endpoint Bank, Packet Size */
# define USB_DEVICE_PCKSIZE_BYTE_COUNT_Pos 0 /**< \brief (USB_DEVICE_PCKSIZE) Byte Count */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_PCKSIZE_BYTE_COUNT_Msk (_U_(0x3FFF) << USB_DEVICE_PCKSIZE_BYTE_COUNT_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_PCKSIZE_BYTE_COUNT(value) (USB_DEVICE_PCKSIZE_BYTE_COUNT_Msk & ((value) << USB_DEVICE_PCKSIZE_BYTE_COUNT_Pos))
# define USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE_Pos 14 /**< \brief (USB_DEVICE_PCKSIZE) Multi Packet In or Out size */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE_Msk (_U_(0x3FFF) << USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(value) (USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE_Msk & ((value) << USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE_Pos))
# define USB_DEVICE_PCKSIZE_SIZE_Pos 28 /**< \brief (USB_DEVICE_PCKSIZE) Enpoint size */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_PCKSIZE_SIZE_Msk (_U_(0x7) << USB_DEVICE_PCKSIZE_SIZE_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_PCKSIZE_SIZE(value) (USB_DEVICE_PCKSIZE_SIZE_Msk & ((value) << USB_DEVICE_PCKSIZE_SIZE_Pos))
# define USB_DEVICE_PCKSIZE_AUTO_ZLP_Pos 31 /**< \brief (USB_DEVICE_PCKSIZE) Automatic Zero Length Packet */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_PCKSIZE_AUTO_ZLP (_U_(0x1) << USB_DEVICE_PCKSIZE_AUTO_ZLP_Pos)
# define USB_DEVICE_PCKSIZE_MASK _U_(0xFFFFFFFF) /**< \brief (USB_DEVICE_PCKSIZE) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_EXTREG : (USB Offset: 0x008) (R/W 16) DEVICE DEVICE_DESC_BANK Endpoint Bank, Extended -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint16_t SUBPID : 4 ; /*!< bit: 0.. 3 SUBPID field send with extended token */
uint16_t VARIABLE : 11 ; /*!< bit: 4..14 Variable field send with extended token */
uint16_t : 1 ; /*!< bit: 15 Reserved */
} bit ; /*!< Structure used for bit access */
uint16_t reg ; /*!< Type used for register access */
} USB_DEVICE_EXTREG_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_EXTREG_OFFSET 0x008 /**< \brief (USB_DEVICE_EXTREG offset) DEVICE_DESC_BANK Endpoint Bank, Extended */
# define USB_DEVICE_EXTREG_SUBPID_Pos 0 /**< \brief (USB_DEVICE_EXTREG) SUBPID field send with extended token */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EXTREG_SUBPID_Msk (_U_(0xF) << USB_DEVICE_EXTREG_SUBPID_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EXTREG_SUBPID(value) (USB_DEVICE_EXTREG_SUBPID_Msk & ((value) << USB_DEVICE_EXTREG_SUBPID_Pos))
# define USB_DEVICE_EXTREG_VARIABLE_Pos 4 /**< \brief (USB_DEVICE_EXTREG) Variable field send with extended token */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EXTREG_VARIABLE_Msk (_U_(0x7FF) << USB_DEVICE_EXTREG_VARIABLE_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_EXTREG_VARIABLE(value) (USB_DEVICE_EXTREG_VARIABLE_Msk & ((value) << USB_DEVICE_EXTREG_VARIABLE_Pos))
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_EXTREG_MASK _U_(0x7FFF) /**< \brief (USB_DEVICE_EXTREG) MASK Register */
2017-01-22 06:06:32 +08:00
/* -------- USB_DEVICE_STATUS_BK : (USB Offset: 0x00A) (R/W 8) DEVICE DEVICE_DESC_BANK Enpoint Bank, Status of Bank -------- */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
struct {
uint8_t CRCERR : 1 ; /*!< bit: 0 CRC Error Status */
uint8_t ERRORFLOW : 1 ; /*!< bit: 1 Error Flow Status */
uint8_t : 6 ; /*!< bit: 2.. 7 Reserved */
} bit ; /*!< Structure used for bit access */
uint8_t reg ; /*!< Type used for register access */
} USB_DEVICE_STATUS_BK_Type ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
# define USB_DEVICE_STATUS_BK_OFFSET 0x00A /**< \brief (USB_DEVICE_STATUS_BK offset) DEVICE_DESC_BANK Enpoint Bank, Status of Bank */
# define USB_DEVICE_STATUS_BK_CRCERR_Pos 0 /**< \brief (USB_DEVICE_STATUS_BK) CRC Error Status */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_BK_CRCERR (_U_(0x1) << USB_DEVICE_STATUS_BK_CRCERR_Pos)
2017-01-22 06:06:32 +08:00
# define USB_DEVICE_STATUS_BK_ERRORFLOW_Pos 1 /**< \brief (USB_DEVICE_STATUS_BK) Error Flow Status */
2022-03-07 04:42:32 +08:00
# define USB_DEVICE_STATUS_BK_ERRORFLOW (_U_(0x1) << USB_DEVICE_STATUS_BK_ERRORFLOW_Pos)
# define USB_DEVICE_STATUS_BK_MASK _U_(0x03) /**< \brief (USB_DEVICE_STATUS_BK) MASK Register */
2017-01-22 06:06:32 +08:00
/** \brief UsbDeviceDescBank SRAM registers */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef struct {
__IO USB_DEVICE_ADDR_Type ADDR ; /**< \brief Offset: 0x000 (R/W 32) DEVICE_DESC_BANK Endpoint Bank, Adress of Data Buffer */
__IO USB_DEVICE_PCKSIZE_Type PCKSIZE ; /**< \brief Offset: 0x004 (R/W 32) DEVICE_DESC_BANK Endpoint Bank, Packet Size */
__IO USB_DEVICE_EXTREG_Type EXTREG ; /**< \brief Offset: 0x008 (R/W 16) DEVICE_DESC_BANK Endpoint Bank, Extended */
__IO USB_DEVICE_STATUS_BK_Type STATUS_BK ; /**< \brief Offset: 0x00A (R/W 8) DEVICE_DESC_BANK Enpoint Bank, Status of Bank */
RoReg8 Reserved1 [ 0x5 ] ;
} UsbDeviceDescBank ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/** \brief UsbDeviceEndpoint hardware registers */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef struct {
__IO USB_DEVICE_EPCFG_Type EPCFG ; /**< \brief Offset: 0x000 (R/W 8) DEVICE_ENDPOINT End Point Configuration */
RoReg8 Reserved1 [ 0x3 ] ;
__O USB_DEVICE_EPSTATUSCLR_Type EPSTATUSCLR ; /**< \brief Offset: 0x004 ( /W 8) DEVICE_ENDPOINT End Point Pipe Status Clear */
__O USB_DEVICE_EPSTATUSSET_Type EPSTATUSSET ; /**< \brief Offset: 0x005 ( /W 8) DEVICE_ENDPOINT End Point Pipe Status Set */
__I USB_DEVICE_EPSTATUS_Type EPSTATUS ; /**< \brief Offset: 0x006 (R/ 8) DEVICE_ENDPOINT End Point Pipe Status */
__IO USB_DEVICE_EPINTFLAG_Type EPINTFLAG ; /**< \brief Offset: 0x007 (R/W 8) DEVICE_ENDPOINT End Point Interrupt Flag */
__IO USB_DEVICE_EPINTENCLR_Type EPINTENCLR ; /**< \brief Offset: 0x008 (R/W 8) DEVICE_ENDPOINT End Point Interrupt Clear Flag */
__IO USB_DEVICE_EPINTENSET_Type EPINTENSET ; /**< \brief Offset: 0x009 (R/W 8) DEVICE_ENDPOINT End Point Interrupt Set Flag */
RoReg8 Reserved2 [ 0x16 ] ;
} UsbDeviceEndpoint ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/** \brief USB_DEVICE APB hardware registers */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef struct { /* USB is Device */
__IO USB_CTRLA_Type CTRLA ; /**< \brief Offset: 0x000 (R/W 8) Control A */
RoReg8 Reserved1 [ 0x1 ] ;
__I USB_SYNCBUSY_Type SYNCBUSY ; /**< \brief Offset: 0x002 (R/ 8) Synchronization Busy */
__IO USB_QOSCTRL_Type QOSCTRL ; /**< \brief Offset: 0x003 (R/W 8) USB Quality Of Service */
RoReg8 Reserved2 [ 0x4 ] ;
__IO USB_DEVICE_CTRLB_Type CTRLB ; /**< \brief Offset: 0x008 (R/W 16) DEVICE Control B */
__IO USB_DEVICE_DADD_Type DADD ; /**< \brief Offset: 0x00A (R/W 8) DEVICE Device Address */
RoReg8 Reserved3 [ 0x1 ] ;
__I USB_DEVICE_STATUS_Type STATUS ; /**< \brief Offset: 0x00C (R/ 8) DEVICE Status */
__I USB_FSMSTATUS_Type FSMSTATUS ; /**< \brief Offset: 0x00D (R/ 8) Finite State Machine Status */
RoReg8 Reserved4 [ 0x2 ] ;
__I USB_DEVICE_FNUM_Type FNUM ; /**< \brief Offset: 0x010 (R/ 16) DEVICE Device Frame Number */
RoReg8 Reserved5 [ 0x2 ] ;
__IO USB_DEVICE_INTENCLR_Type INTENCLR ; /**< \brief Offset: 0x014 (R/W 16) DEVICE Device Interrupt Enable Clear */
RoReg8 Reserved6 [ 0x2 ] ;
__IO USB_DEVICE_INTENSET_Type INTENSET ; /**< \brief Offset: 0x018 (R/W 16) DEVICE Device Interrupt Enable Set */
RoReg8 Reserved7 [ 0x2 ] ;
__IO USB_DEVICE_INTFLAG_Type INTFLAG ; /**< \brief Offset: 0x01C (R/W 16) DEVICE Device Interrupt Flag */
RoReg8 Reserved8 [ 0x2 ] ;
__I USB_DEVICE_EPINTSMRY_Type EPINTSMRY ; /**< \brief Offset: 0x020 (R/ 16) DEVICE End Point Interrupt Summary */
RoReg8 Reserved9 [ 0x2 ] ;
__IO USB_DESCADD_Type DESCADD ; /**< \brief Offset: 0x024 (R/W 32) Descriptor Address */
__IO USB_PADCAL_Type PADCAL ; /**< \brief Offset: 0x028 (R/W 16) USB PAD Calibration */
RoReg8 Reserved10 [ 0xD6 ] ;
UsbDeviceEndpoint DeviceEndpoint [ 8 ] ; /**< \brief Offset: 0x100 UsbDeviceEndpoint groups [EPT_NUM] */
} UsbDevice ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/** \brief USB_DEVICE Descriptor SRAM registers */
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef struct { /* USB is Device */
UsbDeviceDescBank DeviceDescBank [ 2 ] ; /**< \brief Offset: 0x000 UsbDeviceDescBank groups */
} UsbDeviceDescriptor ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
2022-03-07 04:42:32 +08:00
2017-01-22 06:06:32 +08:00
# define SECTION_USB_DESCRIPTOR
# if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
typedef union {
UsbDevice DEVICE ; /**< \brief Offset: 0x000 USB is Device */
} Usb ;
# endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/*@}*/
# endif /* _SAMD11_USB_COMPONENT_ */
