2022-03-07 04:42:32 +08:00
|
|
|
// SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
|
// Copyright (c) 2017-2022, Alex Taradov <alex@taradov.com>. All rights reserved.
|
2019-04-15 00:50:36 +08:00
|
|
|
|
|
|
|
|
/*- Includes ----------------------------------------------------------------*/
|
|
|
|
|
#include <stdio.h>
|
|
|
|
|
#include <stdlib.h>
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
#include <stdbool.h>
|
|
|
|
|
#include <string.h>
|
|
|
|
|
#include "samd11.h"
|
2021-04-12 23:20:35 +08:00
|
|
|
#include "hal_config.h"
|
2019-04-15 00:50:36 +08:00
|
|
|
#include "uart.h"
|
|
|
|
|
#include "usb_cdc.h"
|
|
|
|
|
|
2022-03-07 04:42:32 +08:00
|
|
|
#ifdef HAL_CONFIG_ENABLE_VCP
|
|
|
|
|
|
2019-04-15 00:50:36 +08:00
|
|
|
/*- Definitions -------------------------------------------------------------*/
|
|
|
|
|
#define UART_BUF_SIZE 256
|
|
|
|
|
|
|
|
|
|
/*- Types ------------------------------------------------------------------*/
|
|
|
|
|
typedef struct
|
|
|
|
|
{
|
|
|
|
|
int wr;
|
|
|
|
|
int rd;
|
2022-03-07 04:42:32 +08:00
|
|
|
uint16_t data[UART_BUF_SIZE];
|
2019-04-15 00:50:36 +08:00
|
|
|
} fifo_buffer_t;
|
|
|
|
|
|
|
|
|
|
/*- Variables --------------------------------------------------------------*/
|
|
|
|
|
static volatile fifo_buffer_t uart_rx_fifo;
|
|
|
|
|
static volatile fifo_buffer_t uart_tx_fifo;
|
2022-03-07 04:42:32 +08:00
|
|
|
static volatile bool uart_fifo_overflow = false;
|
2019-04-15 00:50:36 +08:00
|
|
|
|
|
|
|
|
/*- Implementations ---------------------------------------------------------*/
|
|
|
|
|
|
|
|
|
|
//-----------------------------------------------------------------------------
|
|
|
|
|
void uart_init(usb_cdc_line_coding_t *line_coding)
|
|
|
|
|
{
|
|
|
|
|
int chsize, form, pmode, sbmode, baud, fp;
|
|
|
|
|
|
2022-03-07 04:42:32 +08:00
|
|
|
HAL_GPIO_UART_TX_out();
|
|
|
|
|
HAL_GPIO_UART_TX_clr();
|
2019-04-15 00:50:36 +08:00
|
|
|
HAL_GPIO_UART_TX_pmuxen(UART_SERCOM_PMUX);
|
|
|
|
|
|
|
|
|
|
HAL_GPIO_UART_RX_pullup();
|
|
|
|
|
HAL_GPIO_UART_RX_pmuxen(UART_SERCOM_PMUX);
|
|
|
|
|
|
|
|
|
|
PM->APBCMASK.reg |= UART_SERCOM_APBCMASK;
|
|
|
|
|
|
|
|
|
|
GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(UART_SERCOM_GCLK_ID) |
|
|
|
|
|
GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN(0);
|
|
|
|
|
|
|
|
|
|
UART_SERCOM->USART.CTRLA.reg = SERCOM_USART_CTRLA_SWRST;
|
|
|
|
|
while (UART_SERCOM->USART.CTRLA.bit.SWRST);
|
|
|
|
|
|
|
|
|
|
uart_tx_fifo.wr = 0;
|
|
|
|
|
uart_tx_fifo.rd = 0;
|
|
|
|
|
|
|
|
|
|
uart_rx_fifo.wr = 0;
|
|
|
|
|
uart_rx_fifo.rd = 0;
|
|
|
|
|
|
2022-03-07 04:42:32 +08:00
|
|
|
uart_fifo_overflow = false;
|
|
|
|
|
|
2019-04-15 00:50:36 +08:00
|
|
|
if (USB_CDC_5_DATA_BITS == line_coding->bDataBits)
|
|
|
|
|
chsize = 5;
|
|
|
|
|
else if (USB_CDC_6_DATA_BITS == line_coding->bDataBits)
|
|
|
|
|
chsize = 6;
|
|
|
|
|
else if (USB_CDC_7_DATA_BITS == line_coding->bDataBits)
|
|
|
|
|
chsize = 7;
|
|
|
|
|
else if (USB_CDC_8_DATA_BITS == line_coding->bDataBits)
|
|
|
|
|
chsize = 0;
|
|
|
|
|
else
|
|
|
|
|
chsize = 0;
|
|
|
|
|
|
|
|
|
|
if (USB_CDC_NO_PARITY == line_coding->bParityType)
|
|
|
|
|
form = 0;
|
|
|
|
|
else
|
|
|
|
|
form = 1;
|
|
|
|
|
|
|
|
|
|
if (USB_CDC_EVEN_PARITY == line_coding->bParityType)
|
|
|
|
|
pmode = 0;
|
|
|
|
|
else
|
|
|
|
|
pmode = SERCOM_USART_CTRLB_PMODE;
|
|
|
|
|
|
|
|
|
|
if (USB_CDC_1_STOP_BIT == line_coding->bCharFormat)
|
|
|
|
|
sbmode = 0;
|
|
|
|
|
else
|
|
|
|
|
sbmode = SERCOM_USART_CTRLB_SBMODE;
|
|
|
|
|
|
|
|
|
|
baud = F_CPU / (16 * line_coding->dwDTERate);
|
|
|
|
|
fp = (F_CPU / line_coding->dwDTERate - 16 * baud) / 2;
|
|
|
|
|
|
|
|
|
|
UART_SERCOM->USART.CTRLA.reg =
|
|
|
|
|
SERCOM_USART_CTRLA_DORD | SERCOM_USART_CTRLA_MODE_USART_INT_CLK |
|
|
|
|
|
SERCOM_USART_CTRLA_FORM(form) | SERCOM_USART_CTRLA_SAMPR(1) |
|
|
|
|
|
SERCOM_USART_CTRLA_RXPO(UART_SERCOM_RXPO) |
|
|
|
|
|
SERCOM_USART_CTRLA_TXPO(UART_SERCOM_TXPO);
|
|
|
|
|
|
|
|
|
|
UART_SERCOM->USART.CTRLB.reg = SERCOM_USART_CTRLB_RXEN | SERCOM_USART_CTRLB_TXEN |
|
|
|
|
|
SERCOM_USART_CTRLB_CHSIZE(chsize) | pmode | sbmode;
|
|
|
|
|
|
|
|
|
|
UART_SERCOM->USART.BAUD.reg =
|
|
|
|
|
SERCOM_USART_BAUD_FRACFP_BAUD(baud) | SERCOM_USART_BAUD_FRACFP_FP(fp);
|
|
|
|
|
|
|
|
|
|
UART_SERCOM->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
|
|
|
|
|
|
|
|
|
|
UART_SERCOM->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
|
|
|
|
|
|
|
|
|
|
NVIC_EnableIRQ(UART_SERCOM_IRQ_INDEX);
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-07 04:42:32 +08:00
|
|
|
//-----------------------------------------------------------------------------
|
|
|
|
|
void uart_close(void)
|
|
|
|
|
{
|
|
|
|
|
UART_SERCOM->USART.CTRLA.reg = SERCOM_USART_CTRLA_SWRST;
|
|
|
|
|
while (UART_SERCOM->USART.CTRLA.bit.SWRST);
|
|
|
|
|
}
|
|
|
|
|
|
2019-04-15 00:50:36 +08:00
|
|
|
//-----------------------------------------------------------------------------
|
|
|
|
|
bool uart_write_byte(int byte)
|
|
|
|
|
{
|
|
|
|
|
int wr = (uart_tx_fifo.wr + 1) % UART_BUF_SIZE;
|
|
|
|
|
bool res = false;
|
|
|
|
|
|
|
|
|
|
NVIC_DisableIRQ(UART_SERCOM_IRQ_INDEX);
|
|
|
|
|
|
|
|
|
|
if (wr != uart_tx_fifo.rd)
|
|
|
|
|
{
|
|
|
|
|
uart_tx_fifo.data[uart_tx_fifo.wr] = byte;
|
|
|
|
|
uart_tx_fifo.wr = wr;
|
|
|
|
|
res = true;
|
|
|
|
|
|
|
|
|
|
UART_SERCOM->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
NVIC_EnableIRQ(UART_SERCOM_IRQ_INDEX);
|
|
|
|
|
|
|
|
|
|
return res;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
//-----------------------------------------------------------------------------
|
|
|
|
|
bool uart_read_byte(int *byte)
|
|
|
|
|
{
|
|
|
|
|
bool res = false;
|
|
|
|
|
|
|
|
|
|
NVIC_DisableIRQ(UART_SERCOM_IRQ_INDEX);
|
|
|
|
|
|
2022-03-07 04:42:32 +08:00
|
|
|
if (uart_fifo_overflow)
|
|
|
|
|
{
|
|
|
|
|
*byte = (USB_CDC_SERIAL_STATE_OVERRUN << 8);
|
|
|
|
|
uart_fifo_overflow = false;
|
|
|
|
|
res = true;
|
|
|
|
|
}
|
|
|
|
|
else if (uart_rx_fifo.rd != uart_rx_fifo.wr)
|
2019-04-15 00:50:36 +08:00
|
|
|
{
|
|
|
|
|
*byte = uart_rx_fifo.data[uart_rx_fifo.rd];
|
|
|
|
|
uart_rx_fifo.rd = (uart_rx_fifo.rd + 1) % UART_BUF_SIZE;
|
|
|
|
|
res = true;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
NVIC_EnableIRQ(UART_SERCOM_IRQ_INDEX);
|
|
|
|
|
|
|
|
|
|
return res;
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-07 04:42:32 +08:00
|
|
|
//-----------------------------------------------------------------------------
|
|
|
|
|
void uart_set_break(bool brk)
|
|
|
|
|
{
|
|
|
|
|
if (brk)
|
|
|
|
|
HAL_GPIO_UART_TX_pmuxdis();
|
|
|
|
|
else
|
|
|
|
|
HAL_GPIO_UART_TX_pmuxen(UART_SERCOM_PMUX);
|
|
|
|
|
}
|
|
|
|
|
|
2019-04-15 00:50:36 +08:00
|
|
|
//-----------------------------------------------------------------------------
|
|
|
|
|
void UART_SERCOM_IRQ_HANDLER(void)
|
|
|
|
|
{
|
|
|
|
|
int flags = UART_SERCOM->USART.INTFLAG.reg;
|
|
|
|
|
|
|
|
|
|
if (flags & SERCOM_USART_INTFLAG_RXC)
|
|
|
|
|
{
|
|
|
|
|
int status = UART_SERCOM->USART.STATUS.reg;
|
|
|
|
|
int byte = UART_SERCOM->USART.DATA.reg;
|
|
|
|
|
int wr = (uart_rx_fifo.wr + 1) % UART_BUF_SIZE;
|
2022-03-07 04:42:32 +08:00
|
|
|
int state = 0;
|
2019-04-15 00:50:36 +08:00
|
|
|
|
|
|
|
|
if (status & SERCOM_USART_STATUS_BUFOVF)
|
2022-03-07 04:42:32 +08:00
|
|
|
state |= USB_CDC_SERIAL_STATE_OVERRUN;
|
2019-04-15 00:50:36 +08:00
|
|
|
|
|
|
|
|
if (status & SERCOM_USART_STATUS_FERR)
|
2022-03-07 04:42:32 +08:00
|
|
|
state |= USB_CDC_SERIAL_STATE_FRAMING;
|
2019-04-15 00:50:36 +08:00
|
|
|
|
|
|
|
|
if (status & SERCOM_USART_STATUS_PERR)
|
2022-03-07 04:42:32 +08:00
|
|
|
state |= USB_CDC_SERIAL_STATE_PARITY;
|
|
|
|
|
|
|
|
|
|
byte |= (state << 8);
|
2019-04-15 00:50:36 +08:00
|
|
|
|
|
|
|
|
if (wr == uart_rx_fifo.rd)
|
|
|
|
|
{
|
2022-03-07 04:42:32 +08:00
|
|
|
uart_fifo_overflow = true;
|
2019-04-15 00:50:36 +08:00
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
uart_rx_fifo.data[uart_rx_fifo.wr] = byte;
|
|
|
|
|
uart_rx_fifo.wr = wr;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (flags & SERCOM_USART_INTFLAG_DRE)
|
|
|
|
|
{
|
|
|
|
|
if (uart_tx_fifo.rd == uart_tx_fifo.wr)
|
|
|
|
|
{
|
|
|
|
|
UART_SERCOM->USART.INTENCLR.reg = SERCOM_USART_INTENCLR_DRE;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
UART_SERCOM->USART.DATA.reg = uart_tx_fifo.data[uart_tx_fifo.rd];
|
|
|
|
|
uart_tx_fifo.rd = (uart_tx_fifo.rd + 1) % UART_BUF_SIZE;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2022-03-07 04:42:32 +08:00
|
|
|
#endif // HAL_CONFIG_ENABLE_VCP
|